Metastable Behavior in Digital Systems
- 1 January 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 4 (6) , 4-19
- https://doi.org/10.1109/mdt.1987.295189
Abstract
Fault-free digital circuits may malfunction when asynchronous inputs have critical timing combinations that result in metastable operation. This mode of failure is often overlooked in digital system design and reliability analysis. Here, we survey developments in the study of metastable behavior and identify their relevance to digital system design and reliability, and we describe and evaluate a number of techniques for reducing the probability of metastable failure.Keywords
This publication has 16 references indexed in Scilit:
- On the Unavoidability of Metastable Behavior in Digital SystemsIEEE Transactions on Computers, 1987
- Measured Flip-Flop Responses to Marginal TriggeringIEEE Transactions on Computers, 1983
- Clocks and the performance of synchronisersIEE Proceedings E Computers and Digital Techniques, 1983
- Flip-flop resolving time test circuitIEEE Journal of Solid-State Circuits, 1982
- The behaviour of flip-flops used as synchronizers and prediction of their failure rateIEEE Journal of Solid-State Circuits, 1980
- A New J-K Flip-Flop for SynchronizersIEEE Transactions on Computers, 1977
- The Effect of Asynchronous Inputs on Sequential Network ReliabilityIEEE Transactions on Computers, 1977
- Anomalous Response Times of Input SynchronizersIEEE Transactions on Computers, 1976
- Anomalous Behavior of Synchronizer and Arbiter CircuitsIEEE Transactions on Computers, 1973
- Asynchronous Sequential Switching Circuits with Unrestricted Input ChangesIEEE Transactions on Computers, 1971