Fabrication of Si Nanostructures for Single Electron Device Applications by Anisotropic Etching
- 1 December 1996
- journal article
- Published by IOP Publishing in Japanese Journal of Applied Physics
- Vol. 35 (12S) , 6664-6667
- https://doi.org/10.1143/jjap.35.6664
Abstract
Si nanostructures for single electron device applications are successfully fabricated using a newly developed anisotropic etching technique . The minimum size of the Si nanostructures is about 10 nm, which is much smaller than the lithography limit. The novel process involves two anisotropic etching steps and one selective oxidation step, and is fully compatible with very large scale integration (VLSI) processes. Scanning electron microscopy (SEM) and atomic force microscopy (AFM) observations indicate that the fabricated nanostructures are very uniform and atomically controlled. This process is promising for the future integration of single electron devices into VLSI chips.Keywords
This publication has 4 references indexed in Scilit:
- Coulomb blockade oscillations at room temperature in a Si quantum wire metal-oxide-semiconductor field-effect transistor fabricated by anisotropic etching on a silicon-on-insulator substrateApplied Physics Letters, 1996
- Fabrication of Silicon Quantum Wires Using Separation by Implanted Oxygen WaferJapanese Journal of Applied Physics, 1994
- Fabrication of Thin Silicon Wires by Anisotropic Wet Etching of SOI StructuresJapanese Journal of Applied Physics, 1991
- Fabrication of MOS Nanostructure by Employing Electron Beam Lithography and Anisotropic Wet Etching of SiliconJapanese Journal of Applied Physics, 1991