Design methodology for a one-shot Reed-Solomon encoder and decoder
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10636404,p. 60-67
- https://doi.org/10.1109/iccd.1999.808384
Abstract
The design methodology for a high-performance and compact one-shot Reed-Solomon encoder/decoder realized as a combinational circuit is presented. Under a two-level optimization approach, a combination of new encoding/decoding algorithms enabling highly parallel, yet shared architecture, and logic optimization methods tuned for huge-scale Galois field arithmetic operations, improves the circuit size and speed significantly. The higher level optimization not only can be entirely independent of the gate level optimization, but also further augments the advantages in the gate level optimization. As a result a (40-34,32)RS encoders/decoder soft IP-core achieving 45 ns latency and >7 Gb/s peak throughput without pipelining is realized using <90 K cells under 0.35 um CMOS gate-array technology.Keywords
This publication has 11 references indexed in Scilit:
- Error evaluation algorithm for oneshot Reed-Solomon decoderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Durable memory RS/6000 system designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- OFDD based minimization of fixed polarity Reed-Muller expressions using hybrid genetic algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A new scalable VLSI architecture for Reed-Solomon decodersIEEE Journal of Solid-State Circuits, 1999
- An area-efficient VLSI architecture of a Reed-Solomon decoder/encoder for digital VCRsIEEE Transactions on Consumer Electronics, 1997
- Optimized arithmetic for Reed-Solomon encodersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997
- A graph-based synthesis algorithm for AND/XOR networksPublished by Association for Computing Machinery (ACM) ,1997
- Architecture of a high speed Reed-Solomon decoderIEEE Transactions on Consumer Electronics, 1994
- Use of the RS decoder as an RS encoder for two-way digital communications and storage systemsIEEE Transactions on Circuits and Systems for Video Technology, 1994
- A fast algorithm for computing multiplicative inverses in GF(2m) using normal basesInformation and Computation, 1988