The Improvement for Transaction Level Verification Functional Coverage
- 27 July 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
For hardware design, simulation is still the primary approach for functional verification of circuit descriptions written in hardware design language. The coverage metrics measure the process of validation and indicate the unexplored parts of the design. The paper describes a coverage-directed method that is suitable for transaction level verification. The approach is based on random test generation, and the coverage is increased by using a fault insertion method. Using case studies, we show how to establish the testbed and how this approach has been used to improve the quality of transaction level functional verification.Keywords
This publication has 5 references indexed in Scilit:
- Transaction level modelingPublished by Association for Computing Machinery (ACM) ,2003
- Coverage measurement experience during function testPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- StepNP: a system-level exploration platform for network processorsIEEE Design & Test of Computers, 2002
- Functional vector generation for sequential HDL models under an observability-based code coverage metricIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002
- Structural approach to the estimation of the number of residual software faults based on the hyper-geometric distributionIEEE Transactions on Software Engineering, 1989