CAN REDUNDANCY ENHANCE TESTABILITY?
- 24 August 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 483-491
- https://doi.org/10.1109/test.1991.519710
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- Test technology 20 years and beyondPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Random testability of redundant circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Sequential logic synthesis for testability using register-transfer level descriptionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Exact algorithms for output encoding, state assignment, and four-level Boolean minimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Circular self-test path: a low-cost BIST technique for VLSI circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Multi-level logic minimization using implicit don't caresIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Pseudorandom TestingIEEE Transactions on Computers, 1987
- Verification Algorithms for VLSI SynthesisPublished by Springer Nature ,1987
- Logic Minimization Algorithms for VLSI SynthesisPublished by Springer Nature ,1984
- Redundancy and Don't Cares in Logic SynthesisIEEE Transactions on Computers, 1983