Random testability of redundant circuits

This publication has 9 references indexed in Scilit:

• CAN REDUNDANCY ENHANCE TESTABILITY?
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Optimal logic synthesis and testability: two faces of the same coin
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Sequential logic synthesis for testability using register-transfer level descriptions
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A synthesis and optimization procedure for fully and easily testable sequential machines
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Circular self-test path: a low-cost BIST technique for VLSI circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Multi-level logic minimization using implicit don't cares
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Pseudorandom Testing
  IEEE Transactions on Computers, 1987
• Logic Minimization Algorithms for VLSI Synthesis
  Published by Springer Nature ,1984
• Redundancy and Don't Cares in Logic Synthesis
  IEEE Transactions on Computers, 1983