Front-end CMOS chipset for 10 Gb/s communication

This publication has 8 references indexed in Scilit:

• InP-based monolithically integrated photoreceivers
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 28.5 GB/s CMOS non-blocking router for terabit/s connectivity between multiple processors and peripheral I/O nodes
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A redundant multi-valued logic for 10 Gb/s CMOS demultiplexer IC
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 0.6-W 10-Gb/s SONET/SDH bit-error-rate monitoring LSI
  IEEE Journal of Solid-State Circuits, 2000
• A fully integrated SiGe receiver IC for 10-Gb/s data rate
  IEEE Journal of Solid-State Circuits, 2000
• Highly integrated InP HBT optical receivers
  IEEE Journal of Solid-State Circuits, 1999
• Compact low-voltage power-efficient operational amplifier cells for VLSI
  IEEE Journal of Solid-State Circuits, 1998
• 622 Mbit/s CMOS limiting amplifier with 40 dB dynamicrange
  Electronics Letters, 1996