A tool for hierarchical test generation
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Chip-level modeling with HDLsIEEE Design & Test of Computers, 1988
- Graph based retargetable microcode compilation in the MIMOLA design systemPublished by Association for Computing Machinery (ACM) ,1987
- The MIMOLA Design System: Tools for the Design of Digital ProcessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Automatic Generation of Microprocessor Test ProgramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Test Generation for MicroprocessorsIEEE Transactions on Computers, 1980
- EBT: A Comprehensive Test Generation Technique for Highly Sequential CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978