Chip-level modeling with HDLs
- 1 February 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 5 (1) , 8-18
- https://doi.org/10.1109/54.667
Abstract
VLSI circuits have made gate-level modeling of large-scale systems impractical. Chip-level modeling offers an alternative approach to model development that still represents timing accurately. The authors examine this approach to modeling and the use of hardware description languages (HDLs) to achieve the desired accuracy. The characteristics of chip-level models are reviewed and sample models are presented. HDL code for each model is given to illustrate its use. Fault modeling in a chip level is examined.<>Keywords
This publication has 9 references indexed in Scilit:
- A heuristic chip-level test generation algorithmPublished by Association for Computing Machinery (ACM) ,1986
- Functional fault modeling and simulation for VLSI devicesPublished by Association for Computing Machinery (ACM) ,1985
- Inductive Fault Analysis of MOS Integrated CircuitsIEEE Design & Test of Computers, 1985
- Chip Level Modeling of LSI DevicesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
- A Survey of Hardware Accelerators Used in Computer-Aided DesignIEEE Design & Test of Computers, 1984
- Chip level modeling and simulationSIMULATION, 1983
- GSP: A Logic Simulator for LSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Verification of timing constraints on large digital systemsPublished by Association for Computing Machinery (ACM) ,1980
- Special Feature Chip-Level Simulation of MicroprocessorsComputer, 1980