Path delay fault simulation algorithms for sequential circuits

This publication has 8 references indexed in Scilit:

• A New Method for Generating Tests for Delay Faults in Non-Scan Circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Delay test generation for synchronous sequential circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Delay fault models and test generation for random logic sequential circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• PROOFS: a fast, memory-efficient sequential circuit fault simulator
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
• DYNAMITE: an efficient automatic test pattern generation system for path delay faults
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• Parallel pattern fault simulation of path delay faults
  Published by Association for Computing Machinery (ACM) ,1989
• On Delay Fault Testing in Logic Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Hazard Detection in Combinational and Sequential Switching Circuits
  IBM Journal of Research and Development, 1965