Delay fault models and test generation for random logic sequential circuits

This publication has 20 references indexed in Scilit:

• DESIGN FOR TESTABILITY USING SCANPATH TECHNIQUES FOR PATH-DELAY TEST AND MEASUREMENT
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• A test generation system for path delay faults
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Amdahl chip delay test system
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• On the fault coverage of delay fault detecting tests
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Arrangement of latches in scan-path design to improve delay fault coverage
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• DYNAMITE: an efficient automatic test pattern generation system for path delay faults
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• Parallel pattern fault simulation of path delay faults
  Published by Association for Computing Machinery (ACM) ,1989
• On Delay Fault Testing in Logic Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Modeling and Testing for Timing Faults in Synchronous Sequential Circuits
  IEEE Design & Test of Computers, 1984
• An Experimental Delay Test Generator for LSI Logic
  IEEE Transactions on Computers, 1980