A New Method for Generating Tests for Delay Faults in Non-Scan Circuits

This publication has 9 references indexed in Scilit:

• Delay test generation for synchronous sequential circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A method of delay fault test generation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Test generation and verification for highly sequential circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• Robust delay-fault test generation and synthesis for testability under a standard scan design methodology
  Published by Association for Computing Machinery (ACM) ,1991
• On Delay Fault Testing in Logic Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Modeling and Testing for Timing Faults in Synchronous Sequential Circuits
  IEEE Design & Test of Computers, 1984
• Logic Minimization Algorithms for VLSI Synthesis
  Published by Springer Nature ,1984
• Synchronous path analysis in MOS circuit simulator
  Published by Association for Computing Machinery (ACM) ,1982
• Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits
  IEEE Transactions on Electronic Computers, 1967