A method of delay fault test generation

This publication has 11 references indexed in Scilit:

• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• A New Economical Implementation for Scannable Flip-Flops in MOS
  IEEE Design & Test of Computers, 1986
• A delay test system for high speed logic LSI's
  Published by Association for Computing Machinery (ACM) ,1986
• Modeling and Testing for Timing Faults in Synchronous Sequential Circuits
  IEEE Design & Test of Computers, 1984
• Test Generation for MOS Circuits Using D-Algorithm
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1983
• Automatic Test Generation for Stuck-Open Faults in CMOS VLSI
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1981
• Binary Decision Diagrams
  IEEE Transactions on Computers, 1978
• Polynomially Complete Fault Detection Problems
  IEEE Transactions on Computers, 1975
• Procedures for Eliminating Static and Dynamic Hazards in Test Generation
  IEEE Transactions on Computers, 1974
• Diagnosis of Automata Failures: A Calculus and a Method
  IBM Journal of Research and Development, 1966