Self-checking circuits versus realistic faults in very deep submicron
- 1 January 2000
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
ISBN: 0769506135IC technologies are approaching the ultimate limits of silicon in terms of device size, power supply levels and speed. By approaching these limits, circuits are becoming increasingly sensitive to noise as well as to small manufacturing defects that may result in spurious faults. Such faults are difficult to (or can not) be detected by manufacturing testing and will result in unacceptable rates of errors in the field. Self-checking design can be used to cope with this problem, but usually it addresses logic faults. This paper analyzes the behavior of self-checking circuits under various spurious faults likely to occur in very deep submicron technologiesKeywords
This publication has 24 references indexed in Scilit:
- Logic Synthesis Techniques For Reduced Area Implementation Of Multilevel Circuits With Concurrent Error DetectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Iddq testing for high performance CMOS-the next ten yearsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- New implementations, tools, and experiments for decreasing self-checking PLAs area overheadPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On-line detection of logic errors due to crosstalk, delay, and transient faultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design and synthesis of self-checking VLSI circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Shorts in self-checking circuitsJournal of Electronic Testing, 1991
- Fast area-efficient VLSI addersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence EquationsIEEE Transactions on Computers, 1973
- Fault Equivalence in Combinational Logic NetworksIEEE Transactions on Computers, 1971
- Conditional-Sum Addition LogicIEEE Transactions on Electronic Computers, 1960