Logic Synthesis Techniques For Reduced Area Implementation Of Multilevel Circuits With Concurrent Error Detection
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper presents new logic synthesis techniques for generating multilevel circuits with concurrent error detection based on a parity-check code scheme that can detect all errors caused by single stuck-at faults. These synthesis techniques fully automate the design process and allow for a better quality result than previous methods thereby reducing the cost of concurrent error detection. An algorithm is described for selecting a good parity-check code for encoding the outputs of a circuit. Once the code has been chosen, a new procedure called structure-constrained logic optimization is used to minimize the area of the circuit as much as possible while still using a circuit structure that ensures that single stuck-at faults cannot produce undetected errors. The implementation that is generated is path fault secure and when augmented by a checker forms a self-checking circuit. Results indicate that self-checking multilevel circuits can be generated which require significantly less area than using duplication.Keywords
This publication has 9 references indexed in Scilit:
- RSYN: a system for automated synthesis of reliable multilevel circuitsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
- Design and synthesis of self-checking VLSI circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Optimized state assignment of single fault tolerant FSMs based on SEC codesPublished by Association for Computing Machinery (ACM) ,1993
- The testability-preserving concurrent decomposition and factorization of Boolean expressionsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Can concurrent checkers help BIST?Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- DAGON: technology binding and local optimization by DAG matchingPublished by Association for Computing Machinery (ACM) ,1987
- Design of Totally Self-Checking Comparators with an Arbitrary Number of InputsIEEE Transactions on Computers, 1984
- Strongly Fault Secure Logic NetworksIEEE Transactions on Computers, 1978