Can concurrent checkers help BIST?

This publication has 15 references indexed in Scilit:

• Aliasing and Diagnosis Probability in MISR and STUMPS Using a General Error Model
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• A unified built-in-test scheme: UBIST
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A new framework for designing and analyzing BIST techniques: computation of exact aliasing probability
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Design of signature circuits based on weight distributions of error-correcting codes
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A new framework for designing and analyzing BIST techniques and zero aliasing compression
  IEEE Transactions on Computers, 1991
• Aliasing probability for multiple input signature analyzer
  IEEE Transactions on Computers, 1990
• Aliasing in signature analysis testing with multiple input shift registers
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
• Simultaneous signature and syndrome compression
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• A Self-Checking Generalized Prediction Checker and Its Use for Built-In Testing
  IEEE Transactions on Computers, 1987
• Concurrent Error Detection and Testing for Large PLA's
  IEEE Journal of Solid-State Circuits, 1982