Concurrent Error Detection and Testing for Large PLA's
- 1 April 1982
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 17 (2) , 386-394
- https://doi.org/10.1109/jssc.1982.1051746
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- An Easily Testable Design of Programmable Logic Arrays for Multiple FaultsIEEE Transactions on Computers, 1983
- Totally Self-Checking Checker for 1-out-of-n Code Using Two-Rail CodesIEEE Transactions on Computers, 1982
- A Design of Programmable Logic Arrays with Universal TestsIEEE Transactions on Computers, 1981
- Multiple Fault Detection in Programmable Logic ArraysIEEE Transactions on Computers, 1980
- A Heuristic Test-Pattern Generator for Programmable Logic ArraysIBM Journal of Research and Development, 1980
- Fault Analysis and Test Generation for Programmable Logic Arrays (PLA's)IEEE Transactions on Computers, 1979
- An Introduction to Array LogicIBM Journal of Research and Development, 1975
- Note on Self-Checking CheckersIEEE Transactions on Computers, 1974
- Design of Totally Self-Checking Check Circuits for m-Out-of-n CodesIEEE Transactions on Computers, 1973
- Optimum test patterns for parity networksPublished by Association for Computing Machinery (ACM) ,1970