A Design of Programmable Logic Arrays with Universal Tests
- 1 November 1981
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-30 (11) , 823-828
- https://doi.org/10.1109/tc.1981.1675712
Abstract
In this paper the problem of fault detection in easily testable programmable logic arrays (PLA's) is discussed. The easily testable PLA's will be designed by adding extra logic. These augmented PLA's have the following features: 1) for a PLA with n inputs and m columns (product terms), there exists a "universal" test set such that the test patterns and responses do not depend on the function of the PLA, but depend only on the size of the PLA (the values n and m); 2) the number of tests is of order n + m. For the augmented PLA's, universal test sets to detect faults in PLA's are presented. The types of faults considered here are single and multiple stuck faults and crosspoint faults in PLA's. Fault location and repair of PLA's are also considered.Keywords
This publication has 7 references indexed in Scilit:
- Multiple Fault Detection in Programmable Logic ArraysIEEE Transactions on Computers, 1980
- Fault Analysis and Test Generation for Programmable Logic Arrays (PLA's)IEEE Transactions on Computers, 1979
- Recent Developments in the Theory and Practice of Testable Logic Design*Computer, 1976
- Fault Detecting Test Sets for Reed-Muller Canonic NetworksIEEE Transactions on Computers, 1975
- An Introduction to Array LogicIBM Journal of Research and Development, 1975
- Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional LogicIEEE Transactions on Computers, 1973
- Easily Testable Realizations ror Logic FunctionsIEEE Transactions on Computers, 1972