Design Approach to Radiation-Hardened I2L Gate Arrays
- 1 January 1978
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 25 (6) , 1494-1501
- https://doi.org/10.1109/TNS.1978.4329560
Abstract
Conventional I2L structures are considered for the design of radiation-hardened I2L gate arrays, and design guidelines have been developed for this purpose. It is concluded that the parallel injector design offers the bestperformance in terms of speed, processing simplicity and radiation hardness. Performance data achieved for the gate arrays include a minimum delay time of 7.5 ns for the basic 4-collector inverter of the array, neutron failure threshold of ~3 × 1013 n/cm2, and dose rate upset threshold of ~5 × 109 rads(Si)/s.Keywords
This publication has 5 references indexed in Scilit:
- A Comparative Evaluation of Integrated Injection LogicIEEE Transactions on Nuclear Science, 1977
- Radiation-Hardened Performance-Optimized I2L LSIIEEE Transactions on Nuclear Science, 1977
- Radiation Hardened LSI for the 1980's: CMOS/SOS vs. I2LIEEE Transactions on Nuclear Science, 1977
- Radiation Effects Modeling and Experimental Data on I2L DevicesIEEE Transactions on Nuclear Science, 1976
- Device physics of integrated injection logicIEEE Transactions on Electron Devices, 1975