Processing element design for programmable video signal processors
- 19 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Techniques for fast CMOS-based conditional sum addersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 250-MHz BiCMOS super-high-speed video signal processor (S-VSP) ULSIIEEE Journal of Solid-State Circuits, 1991
- Array architectures for block matching algorithmsIEEE Transactions on Circuits and Systems, 1989
- A family of VLSI designs for the motion compensation block-matching algorithmIEEE Transactions on Circuits and Systems, 1989
- Digital PicturesPublished by Springer Nature ,1988