System design using wave-pipelining: a CMOS VLSI vector unit

This publication has 8 references indexed in Scilit:

• Wave-domino logic: timing analysis and applications
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A CMOS signed multiplier using wave pipelining
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Fast multiplication in VLSI using wave pipelining techniques
  Journal of Signal Processing Systems, 1994
• A bipolar population counter using wave pipelining to achieve 2.5* normal clock frequency
  IEEE Journal of Solid-State Circuits, 1992
• Placement for clock period minimization with multiple wave propagation
  Published by Association for Computing Machinery (ACM) ,1991
• A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture
  IEEE Journal of Solid-State Circuits, 1991
• A Regular Layout for Parallel Adders
  IEEE Transactions on Computers, 1982
• Maximum-rate pipeline systems
  Published by Association for Computing Machinery (ACM) ,1969