Translating VHDL into functional symbolic finite-state models
- 1 August 1995
- journal article
- research article
- Published by Springer Nature in Formal Methods in System Design
- Vol. 7 (1-2) , 125-148
- https://doi.org/10.1007/bf01383876
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- A net-based semantics for VHDLPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Clean formal semantics for VHDLPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Model checking using adaptive state and data abstractionPublished by Springer Nature ,1994
- Generation of reduced models for checking fragments of CTLPublished by Springer Nature ,1993
- Formal proofs from HDL descriptionsPublished by Springer Nature ,1993
- Model checking and abstractionPublished by Association for Computing Machinery (ACM) ,1992
- Functional extension of symbolic model checkingPublished by Springer Nature ,1992
- Efficient implementation of a BDD packagePublished by Association for Computing Machinery (ACM) ,1990
- Sequential circuit verification using symbolic model checkingPublished by Association for Computing Machinery (ACM) ,1990
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986