Nanotechnology goals and challenges for electronic applications
- 7 August 2002
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nanotechnology
- Vol. 1 (1) , 56-62
- https://doi.org/10.1109/tnano.2002.1005426
Abstract
Si metal-oxide-semiconductor field-effect transistor (MOSFET) scaling trends are presented along with a description of today's 0.13-/spl mu/m generation transistors. Some of the foreseen limits to future scaling include increased subthreshold leakage, increased gate oxide leakage, increased transistor parameter variability and interconnect density and performance. Basic device and circuit requirements for electronic logic and memory products are described. These requirements need to be kept in mind when evaluating nanotechnology options such as carbon nanotube field-effect transistors (FETs), nanowire FETs, single electron transistors and molecular devices as possible future replacements for Si MOSFETs.Keywords
This publication has 39 references indexed in Scilit:
- Monte Carlo modeling of threshold variation due to dopant fluctuationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Triple-self-aligned, planar double-gate MOSFETs: devices and circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Ultrathin high-K gate stacks for advanced CMOS devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Field-Effect Modulation of the Conductance of Single MoleculesScience, 2001
- Limits on Silicon Nanoelectronics for Terascale IntegrationScience, 2001
- Device scaling limits of Si MOSFETs and their application dependenciesProceedings of the IEEE, 2001
- A [2]Catenane-Based Solid State Electronically Reconfigurable SwitchScience, 2000
- Electronically Configurable Molecular-Based Logic GatesScience, 1999
- Nanoscale CMOSProceedings of the IEEE, 1999
- Modeling statistical dopant fluctuations in MOS transistorsIEEE Transactions on Electron Devices, 1998