Optimum design of power MOSFET's
- 1 December 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 31 (12) , 1693-1700
- https://doi.org/10.1109/t-ed.1984.21773
Abstract
We present a model for the on-state resistance of power vertical, double-diffused MOS (VDMOS) transistors with emphasis on cell layout optimization and supporting experimental data. Essentially the same minimum Roncan be achieved using any of six different cellular cell geometries including square and hexagonal cells. Specifically, the on-resistances of all cellular designs are essentially identical if they have the same p-well width and the same ratio of well area to cell area. Cellular designs yield lower on-resistance than linear-cell designs unless the latter, through clever layout perhaps, allows at least 1.6 times smaller well width than the former. Design examples and experiments illustrate a simple optimization procedure, which starts with choosing the minimum p-well width and depth compatible with production technology and then finding the optimum spacing between the p-wells.Keywords
This publication has 15 references indexed in Scilit:
- Threshold and punchthrough behavior of laterally nonuniformally doped short-channel MOSFET'sIEEE Transactions on Electron Devices, 1983
- Ideal FET doping profileIEEE Transactions on Electron Devices, 1983
- Optimum design of power MOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Numerical comparison of DMOS, VMOS, and UMOS power transistorsIEEE Transactions on Electron Devices, 1983
- Second breakdown of vertical power MOSFET'sIEEE Transactions on Electron Devices, 1982
- Optimum doping profile of power MOSFET epitaxial layerIEEE Transactions on Electron Devices, 1982
- Electron mobility in inversion and accumulation layers on thermally oxidized silicon surfacesIEEE Transactions on Electron Devices, 1980
- Modeling of the on-resistance of LDMOS, VDMOS, and VMOS power transistorsIEEE Transactions on Electron Devices, 1980
- A new VMOS power FETPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- AVALANCHE BREAKDOWN VOLTAGES OF ABRUPT AND LINEARLY GRADED p-n JUNCTIONS IN Ge, Si, GaAs, AND GaPApplied Physics Letters, 1966