Simultaneous gate sizing and placement
- 1 January 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 19 (2) , 206-214
- https://doi.org/10.1109/43.828549
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- Delay And Area Optimization For Compact Placement By Gate Resizing And RelocationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- New algorithms for gate sizing: a comparative studyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Gate sizing in MOS digital circuits with linear programmingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Algorithms for library-specific sizing of combinational logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- SPEED: fast and efficient timing driven placementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fast and exact simultaneous gate and wire sizing by Lagrangian relaxationPublished by Association for Computing Machinery (ACM) ,1998
- An infeasible interior-point algorithm for solving primal and dual geometric programsMathematical Programming, 1997
- GORDIAN: VLSI placement by quadratic programming and slicing optimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Solution of generalized geometric programsInternational Journal for Numerical Methods in Engineering, 1975
- Linearizing Geometric ProgramsSIAM Review, 1970