SPEED: fast and efficient timing driven placement

This publication has 16 references indexed in Scilit:

• Combinational profiles of sequential benchmark circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A new global router for row-based layout
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Sequential circuit design using synthesis and optimization
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Timing driven placement using complete path delays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• RITUAL: a performance driven placement algorithm
  IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1992
• Benchmarks for layout synthesis---evolution and current status
  Published by Association for Computing Machinery (ACM) ,1991
• An analytic net weighting approach for performance optimization in circuit placement
  Published by Association for Computing Machinery (ACM) ,1991
• Analytical placement
  Published by Association for Computing Machinery (ACM) ,1991
• A New Symbolic Channel Router: YACR2
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
• Signal Delay in RC Tree Networks
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983