Algorithms for library-specific sizing of combinational logic
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Timing optimization of combinational logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Transistor sizing in CMOS circuitsPublished by Association for Computing Machinery (ACM) ,1987
- Aesop: a tool for automated transistor sizingPublished by Association for Computing Machinery (ACM) ,1987
- Macromodeling and Optimization of Digital MOS VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Synthesis and Optimization of Multilevel Logic under Timing ConstraintsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Clocking Schemes for High-Speed Digital SystemsIEEE Transactions on Computers, 1986
- Delay and Power Optimization in VLSI CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984