Alpha 21164 testability strategy
- 1 January 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 14 (1) , 25-33
- https://doi.org/10.1109/54.573357
Abstract
We describe the testability strategy and design-for-test features of the Alpha 21164 microprocessor. We discuss the specific testability and manufacturability issues of the chip and the innovative solutions employed to solve them.The Alpha 21164 microprocessor is a superscalar implementation of Digital's 64-bit RISC architecture designed to meet the requirements of a wide variety of systems ranging from PC clients to enterprise server systems.Keywords
This publication has 7 references indexed in Scilit:
- A realistic self-test machine for static random access memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Testability features of the SuperSPARC microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Test features of the HP PA7100LC processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testability strategy of the Alpha AXP 21164 microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testability features of the 68040Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 300 MHz 64 b quad-issue CMOS RISC microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Superscalar instruction execution in the 21164 Alpha microprocessorIEEE Micro, 1995