A realistic self-test machine for static random access memories
- 6 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 353-361
- https://doi.org/10.1109/test.1988.207821
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Fault modeling and test algorithm development for static random access memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Built-In Self-Testing RAM: A Practical AlternativeIEEE Design & Test of Computers, 1987
- Analysis and simulation of parallel signature analyzersComputers & Mathematics with Applications, 1987
- Macro Testing: Unifying IC And Board TestIEEE Design & Test of Computers, 1986
- A New Parallel Test Approach for Large MemoriesIEEE Design & Test of Computers, 1986
- Built-in Self Testing of Embedded MemoriesIEEE Design & Test of Computers, 1986
- Gate Matrix LayoutIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Measures of the Effectiveness of Fault Signature AnalysisIEEE Transactions on Computers, 1980