Built-In Self-Testing RAM: A Practical Alternative
- 1 February 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 4 (1) , 42-51
- https://doi.org/10.1109/mdt.1987.295113
Abstract
The article investigates the design of a built-in self-testing RAM as an economical way, in terms of silicon area overhead, to test memories-more economical than the use of external testers. The design of a BIST static RAM is given, along with design decisions, retrospectives on how design could have used the area even more efficiently, and results of implementation. The extra silicon area used by the BIST hardware for 64K static memories is only five percent; for larger memories, it is less. BIST RAM, then, is a practical alternative, especially since testing can be done even during burn-in without the aid of an expensive external tester.Keywords
This publication has 10 references indexed in Scilit:
- Built-In Testing of Memory Using an On-Chip Compact Testing SchemeIEEE Transactions on Computers, 1986
- Test Length in a Self-Testing EnvironmentIEEE Design & Test of Computers, 1985
- Testable design of large random access memoriesIntegration, 1984
- Test Procedures for a Class of Pattern-Sensitive Faults in Semiconductor Random-Access MemoriesIEEE Transactions on Computers, 1980
- Testing Memories for Single-Cell Pattern-Sensitive FaultsIEEE Transactions on Computers, 1980
- Efficient Algorithms for Testing Semiconductor Random-Access MemoriesIEEE Transactions on Computers, 1978
- API Tests for RAM ChipsComputer, 1977
- Techniques for testing the microcomputer familyProceedings of the IEEE, 1976
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976
- Detection oF Pattern-Sensitive Faults in Random-Access MemoriesIEEE Transactions on Computers, 1975