Resistive signal line wiring net designs in multichip modules
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Components, Hybrids, and Manufacturing Technology
- Vol. 16 (8) , 909-918
- https://doi.org/10.1109/33.273692
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Multichip packaging technologies in IBM for desktop to mainframe computersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Design optimization of wiring substrate in a CMOS-based multichip modulePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Simulation and design of lossy transmission lines in a thin-film multichip packageIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1990
- Package Electrical DesignPublished by Springer Nature ,1989
- Electrical design of signal lines for multilayer printed circuit boardsIBM Journal of Research and Development, 1988
- The Thin-Film Module as a High-Performance Semiconductor PackageIBM Journal of Research and Development, 1982
- Coupled Lossy Transmission Line Characterization and SimulationIBM Journal of Research and Development, 1981
- Transient Analysis of Uniform Resistive Transmission Lines in a Homogeneous MediumIBM Journal of Research and Development, 1979
- Algorithms for ASTAP--A network-analysis programIEEE Transactions on Circuit Theory, 1973