Emitter resistance and performance tradeoff of submicrometer self-aligned double-polysilicon bipolar devices

This publication has 9 references indexed in Scilit:

• 70 ps ECL gate Si bipolar technology using Borosenic-poly process with coupling-base implant
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Process and device performance of a high-speed double poly-Si bipolar technology using borosenic-poly process with coupling-base implant
  IEEE Transactions on Electron Devices, 1988
• Process and device related scaling considerations for polysilicon emitter bipolar transistors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1987
• Physics, technology, and modeling of polysilicon emitter contacts for VLSI bipolar transistors
  IEEE Transactions on Electron Devices, 1986
• A 1.0-ns 5-kbit ECL RAM
  IEEE Journal of Solid-State Circuits, 1986
• Experimental study of the minority-carrier transport at the polysilicon—monosilicon interface
  IEEE Transactions on Electron Devices, 1985
• Effect of emitter contact on current gain of silicon bipolar devices
  IEEE Transactions on Electron Devices, 1980
• The SIS tunnel emitter: A theory for emitters with thin interface layers
  IEEE Transactions on Electron Devices, 1979
• Measurement of emitter and collector series resistances
  IEEE Transactions on Electron Devices, 1972