A 1.0-ns 5-kbit ECL RAM
- 1 October 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 21 (5) , 670-674
- https://doi.org/10.1109/jssc.1986.1052593
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- An ECL 2.8ns 16K RAM with 1.2K logic gate arrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- 73ps si bipolar ECL circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- A Schottky-barrier diode with self-aligned floating guard ringIEEE Transactions on Electron Devices, 1984
- A 2.3ns access time 4K ECL RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- A 4.5 ns access time 1K x 4 bit ECL RAMIEEE Journal of Solid-State Circuits, 1983
- Self-aligned bipolar transistors for high-performance and low-power-delay VLSIIEEE Transactions on Electron Devices, 1981
- A fast 7.5 ns access 1K-bit RAM for cache-memory systemsIEEE Journal of Solid-State Circuits, 1978