Specification of interface components for synchronous data paths
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Combining event and data-flow graphs in behavioral synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High-level synthesis from VHDL with exact timing constraintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Modular scheduling constraint specificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Interface specification and synthesis for VHDL processesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- VHDL as input for high-level synthesisIEEE Design & Test of Computers, 1991
- OPERATION/EVENT GRAPHS: A Design Representation for Timing BehaviorPublished by Elsevier ,1991
- Relative scheduling under timing constraintsPublished by Association for Computing Machinery (ACM) ,1990