Interface specification and synthesis for VHDL processes
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A method is presented to separate the algorithmic specification from the specification of the protocol level allowing a hierarchical design. A VHDL subset and a methodology for the specification is defined. The authors show the target architecture to merge the different levels into one synchronous data path. They present the algorithm especially dealing with the interface part of the specification. Finally, some results are given.Keywords
This publication has 10 references indexed in Scilit:
- Combining event and data-flow graphs in behavioral synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High-level synthesis from VHDL with exact timing constraintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Automatic module allocation in high level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- System clock estimation based on clock slack minimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CASCH-a scheduling algorithm for 'high level'-synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- System synthesis using behavioural descriptionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Assignment of global memory elements for multi-process VHDL specificationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- VHDL as input for high-level synthesisIEEE Design & Test of Computers, 1991
- OPERATION/EVENT GRAPHS: A Design Representation for Timing BehaviorPublished by Elsevier ,1991
- Relative scheduling under timing constraintsPublished by Association for Computing Machinery (ACM) ,1990