Automatic module allocation in high level synthesis

This publication has 10 references indexed in Scilit:

• Module selection for pipelined synthesis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Scheduling between basic blocks in the CADDY synthesis system
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• CASCH-a scheduling algorithm for 'high level'-synthesis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• CASTOR: state assignment in a finite state machine synthesis system
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• System synthesis using behavioural descriptions
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Chippe: a system for constraint driven behavioral synthesis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
• The high-level synthesis of digital systems
  Proceedings of the IEEE, 1990
• Algorithms for hardware allocation in data path synthesis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Force-directed scheduling for the behavioral synthesis of ASICs
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Sehwa: A program for synthesis of pipelines
  Published by Association for Computing Machinery (ACM) ,1988