Scheduling between basic blocks in the CADDY synthesis system
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- CASCH-a scheduling algorithm for 'high level'-synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimum and heuristic data path scheduling under resource constraintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synthesis using path-based scheduling: algorithms and exercisesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- System synthesis using behavioural descriptionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The high-level synthesis of digital systemsProceedings of the IEEE, 1990
- Synthesizing circuits from behavioural descriptionsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Scheduling and binding algorithms for high-level synthesisPublished by Association for Computing Machinery (ACM) ,1989
- MAHA: A Program for Datapath SynthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986