Stuck fault test generation for dynamic CMOS

This publication has 6 references indexed in Scilit:

• A transistor fault model for nMOS combinational circuits
  Microelectronics Journal, 1991
• A stuck fault model for dynamic CMOS combinational circuits
  Microelectronics Reliability, 1991
• Testing of multiple-output domino logic (MODL) CMOS circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1990
• Testing for multiple faults in domino-CMOS logic circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic Circuits
  IEEE Transactions on Computers, 1986
• Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits
  Bell System Technical Journal, 1978