Model-reduction of nonlinear circuits using Krylov-space techniques
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A new algorithm based on Krylov subspace methods is proposed for model-reduction of large nonlinear circuits. Reduction is obtained by projecting the original system described by nonlinear differential equations into a subspace of a lower dimension. The reduced model can be simulated using conventional numerical integration techniques. Significant reduction in computational expense is achieved as the size of the reduced equations is much less than that of the original system.Keywords
This publication has 12 references indexed in Scilit:
- Preservation Of Passivity During RLC Network Reduction Via Split Congruence TransformationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- SWEC: a stepwise equivalent conductance timing simulator for CMOS VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Applied Numerical Linear AlgebraPublished by Society for Industrial & Applied Mathematics (SIAM) ,1997
- A block rational Arnoldi algorithm for multipoint passive model-order reduction of multiport RLC networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997
- PRIMA: passive reduced-order interconnect macromodeling algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997
- A new high-order absolutely-stable explicit numerical integration algorithm for the time-domain simulation of nonlinear circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997
- Adaptively controlled explicit simulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
- Timing Analysis and Performance Improvement of MOS VLSI DesignsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Crystal: A Timing Analyzer for nMOS VLSI CircuitsPublished by Springer Nature ,1983
- The Waveform Relaxation Method for Time-Domain Analysis of Large Scale Integrated CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1982