Combinational circuit ATPG using binary decision diagrams

This publication has 11 references indexed in Scilit:

• CATAPULT: concurrent automatic testing allowing parallelization and using limited topology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Functional approaches to generating orderings for efficient symbolic representations
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• TSUNAMI: a path oriented scheme for algebraic test generation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• The influences of fault type and topology on fault model performance and the implications to test and testable design
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Efficient implementation of a BDD package
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• EST: the new frontier in automatic test-pattern generation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Exact ordered binary decision diagram size when representing classes of symmetric functions
  Journal of Electronic Testing, 1991
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits
  IEEE Transactions on Computers, 1981
• Diagnosis of Automata Failures: A Calculus and a Method
  IBM Journal of Research and Development, 1966