The influences of fault type and topology on fault model performance and the implications to test and testable design
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 673-678
- https://doi.org/10.1109/dac.1990.114938
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- CATAPULT: concurrent automatic testing allowing parallelization and using limited topologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Detecting bridging faults with stuck-at test setsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Detection of hard faults in a combinational circuit using budget constraintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Test pattern generation for sequential MOS circuits by symbolic fault simulationPublished by Association for Computing Machinery (ACM) ,1989
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986
- A Practical Approach to Fault Simulation and Test Generation for Bridging FaultsIEEE Transactions on Computers, 1985
- Syndrome-Testable Design of Combinational CircuitsIEEE Transactions on Computers, 1980
- Cause-Effect Analysis for Multiple Fault Detection in Combinational NetworksIEEE Transactions on Computers, 1971
- On a Theory of Boolean FunctionsJournal of the Society for Industrial and Applied Mathematics, 1959
- Test Routines Based on Symbolic Logical StatementsJournal of the ACM, 1959