Functional approaches to generating orderings for efficient symbolic representations

This publication has 12 references indexed in Scilit:

• Ordered binary decision diagrams and circuit structure
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Logic verification using binary decision diagrams in a logic synthesis environment
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Minimization of binary decision diagrams based on exchanges of variables
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• On variable ordering of binary decision diagrams for the application of multi-level logic synthesis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Fast functional evaluation of candidate OBDD variable orderings
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Efficient implementation of a BDD package
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Shared binary decision diagram with attributed edges for efficient Boolean function manipulation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• On the complexity of VLSI implementations and graph representations of Boolean functions with application to integer multiplication
  IEEE Transactions on Computers, 1991
• Heuristics to compute variable orderings for efficient manipulation of ordered binary decision diagrams
  Published by Association for Computing Machinery (ACM) ,1991
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986