Techniques to Construct (2,1) Separating Systems from Linear Error-Correcting Codes
- 1 September 1976
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-25 (9) , 945-949
- https://doi.org/10.1109/tc.1976.1674720
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Design of Asynchronous Sequential Networks Using Read-Only MemoriesIEEE Transactions on Computers, 1975
- Augmented Parity Check Codes for Encoding of Asynchronous Sequential MachinesIEEE Transactions on Computers, 1973
- Asynchronous Sequential Switching Circuits with Unrestricted Input ChangesIEEE Transactions on Computers, 1971
- Realization Methods for Asynchronous Sequential CircuitsIEEE Transactions on Computers, 1971
- Asynchronous sequential circuits with (2, 1) type state assignmentsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1970
- Universal Single Transition Time Asynchronous State AssignmentsIEEE Transactions on Computers, 1969
- Synthesis of Asynchronous Sequential Circuits with Multiple-Input ChangesIEEE Transactions on Computers, 1968
- Internal State Assignments for Asynchronous Sequential MachinesIEEE Transactions on Electronic Computers, 1966
- A State Variable Assignment Method for Asynchronous Sequential Switching CircuitsJournal of the ACM, 1963