Event suppression: improving the efficiency of timing simulation for synchronous digital circuits
- 1 June 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 13 (6) , 814-822
- https://doi.org/10.1109/43.285254
Abstract
Timing simulation is a widely used method to verify the timing behavior of a design. In a synchronous digital system the timing property that needs to be verified is that there is no event at the outputs of the combinational parts of the circuit at or after time τ, the clock period. In this paper we first show that conventional timing simulation applied to this problem has exponential complexity. Next we demonstrate that for this problem a complete history of circuit activity before time τ is not needed. We exploit this observation and present an event suppression method that potentially leads to an exponential reduction in the number of events that need to be processed during simulation. This is backed by encouraging experimental resultsKeywords
This publication has 7 references indexed in Scilit:
- Delay computation in combinational logic circuits: theory and algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Techniques for unit-delay compiled simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Coded time-symbolic simulation using shared binary decision diagramPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Two new techniques for unit-delay compiled simulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Integrating Functional and Temporal Domains in Logic DesignPublished by Springer Nature ,1991
- Timing analysis using functional analysisIEEE Transactions on Computers, 1988
- Demand driven simulation: BACKSIMPublished by Association for Computing Machinery (ACM) ,1987