Experimental confirmation of an accurate CMOS gate delay model for gate oxide and voltage scaling
- 1 June 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 18 (6) , 275-277
- https://doi.org/10.1109/55.585355
Abstract
MOSFET's and CMOS ring oscillators with gate oxide thicknesses from 2.58 nm to 5.7 nm and effective channel lengths down to 0.21 /spl mu/m have been studied at voltages from 1.5 V to 3.3 V. Physical and electrical measurement of gate oxide thicknesses are compared. Ring oscillators' load capacitance is characterized through dynamic current measurement. An accurate model of CMOS gate delay is compared with measurement data. It shows that the dependence of gate propagation delay on gate oxide, channel length, and voltage scaling can be predicted.Keywords
This publication has 4 references indexed in Scilit:
- Ultra-thin silicon dioxide leakage current and scaling limitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- MOSFET carrier mobility model based on gate oxide thickness, threshold and gate voltagesSolid-State Electronics, 1996
- The impact of device scaling and power supply change on CMOS gate performanceIEEE Electron Device Letters, 1996
- An accurate semi-empirical saturation drain current model for LDD n-MOSFETIEEE Electron Device Letters, 1996