Node-covering based defect and fault tolerance methods for increased yield in FPGAs
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 225-229
- https://doi.org/10.1109/icvd.1996.489489
Abstract
Fault tolerant techniques are proposed which make use of the reconfigurability of SRAM-based field programmable gate arrays (FPGAs). Based on the principle of node-covering, a routing discipline is developed that reserves unused wiring in the routing channels to allow each cell to cover (to be able to replace) its neighbor in a row. If testing identifies a faulty cell, switches are set to reconfigure the faulty cell out of the array. Not only can reconfiguration of the FPGA be performed by the user, but it can also be done at the factory in such a way as to be transparent to a user programming the array. This can result in substantial yield improvement.Keywords
This publication has 5 references indexed in Scilit:
- Introducing redundancy in field programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The implementation of hardware subroutines on field programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The yield enhancement of field-programmable gate arraysIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
- Some practical issues in the design of fault-tolerant multiprocessorsIEEE Transactions on Computers, 1992
- The use and evaluation of yield models in integrated circuit manufacturingIEEE Transactions on Semiconductor Manufacturing, 1990