Buffer insertion with accurate gate and interconnect delay computation

This publication has 12 references indexed in Scilit:

• Buffer placement in distributed RC-tree networks for minimal Elmore delay
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Buffer insertion for noise and delay optimization
  Published by Association for Computing Machinery (ACM) ,1998
• Wire segmenting for improved buffer insertion
  Published by Association for Computing Machinery (ACM) ,1997
• Closed form solution to simultaneous buffer insertion/sizing and wire sizing
  Published by Association for Computing Machinery (ACM) ,1997
• Optimal wire sizing and buffer insertion for low power and a generalized delay model
  IEEE Journal of Solid-State Circuits, 1996
• The Elmore delay as bound for RC trees with generalized input signals
  Published by Association for Computing Machinery (ACM) ,1995
• RICE: rapid interconnect circuit evaluation using AWE
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
• Modeling the "Effective capacitance" for the RC interconnect of CMOS gates
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
• Optimum buffer circuits for driving long uniform lines
  IEEE Journal of Solid-State Circuits, 1991
• The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers
  Journal of Applied Physics, 1948