Modeling the "Effective capacitance" for the RC interconnect of CMOS gates

This publication has 10 references indexed in Scilit:

• Modeling The RC-interconnect Effects In A Hierarchical Timing Analyzer
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• DC parameterized piecewise-function transistor models for bipolar and MOS logic stage delay evaluation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• RICE
  Published by Association for Computing Machinery (ACM) ,1991
• Asymptotic waveform evaluation for timing analysis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
• Macromodeling CMOS circuits for timing simulation
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Macromodeling and Optimization of Digital MOS VLSI Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
• Switch-Level Delay Models for Digital MOS VLSI
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984
• Signal Delay in RC Tree Networks
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
• Auto-Delay: A Program for Automatic Calculation of Delay in LSI/VLSI Chips
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1982