Optimum buffer circuits for driving long uniform lines

This publication has 10 references indexed in Scilit:

• CMOS Circuit Speed and Buffer Optimization
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Optimal interconnection circuits for VLSI
  IEEE Transactions on Electron Devices, 1985
• Driving large capacitance in MOS LIS systems
  IEEE Journal of Solid-State Circuits, 1984
• Asynchronous and Clocked Control Structures for VSLI Based Interconnection Networks
  IEEE Transactions on Computers, 1983
• CMOS circuit optimization
  Solid-State Electronics, 1983
• The wire-limited logic chip
  IEEE Journal of Solid-State Circuits, 1982
• Minimum propagation delays in VLSI
  IEEE Journal of Solid-State Circuits, 1982
• Effect of Scaling of Interconnections on the Time Delay of VLSI Circuits
  IEEE Journal of Solid-State Circuits, 1982
• Speed limitations due to interconnect time constants in VLSI integrated circuits
  IEEE Electron Device Letters, 1982
• Comments on "An optimized output stage for MOS integrated circuits" [with reply]
  IEEE Journal of Solid-State Circuits, 1975