A genetic approach to test application time reduction for full scan and partial scan circuits
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Synthesis of sequential circuits for parallel scanPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Sequential test generation with reduced test clocks for partial scan designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Ordering storage elements in a single scan chainPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An optimization based approach to the partial scan design problemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Sequential circuit test generation in a genetic algorithm frameworkPublished by Association for Computing Machinery (ACM) ,1994
- PROOFS: a fast, memory-efficient sequential circuit fault simulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- An algorithm to reduce test application time in full scan designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Scan Design Using Standard Flip-FlopsIEEE Design & Test of Computers, 1987